HomeContactCorporateSitemap

OneSpin 360™ EC Equivalence Checking Solutions

get data sheet


OneSpin's 360™ EC Equivalence Checking solutions thoroughly prove, without simulation, that design functionality is maintained through all implementation phases of a design, such as design revisions, synthesis and optimizations, made from RTL to the final netlist – RTL-RTL, RTL-gate and gate-gate – in ASIC/SoC and FPGA design flows

• OneSpin 360 EC-ASIC leverages decade-long technology development and field use as mandatory sign-off technology in major IDM's and system companies' ASIC/SoC design flows.
• OneSpin 360 EC-FPGA leverages 360 EC-ASIC's technology and enhances it by sequential verification capabilities to support all sequential FPGA synthesis optimizations.

The OneSpin 360 EC solutions can be deployed stand-alone, in combination to support FPGA-ASIC prototyping flows, or integrated with OneSpin's 360 Module Verifier to provide a fully integrated, formal verification flow for true functional sign off (OneSpin 360 Flow).